Regviz

Freescale Semiconductor /MK21D5WS /PORTD /DFER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DFER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK21D5WS/PORTA/DFER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)DFE

DFE=0

Description

Digital Filter Enable Register

Fields

DFE

Digital Filter Enable

0 (0): Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero.

1 (1): Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data